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Abstract—Vibration energy harvesting based on piezoelectric
materials is of interest in several applications such as in pow-
ering remote distributed wireless sensor nodes for structural
health monitoring. Synchronized Switch Harvesting on Inductor
(SSHI) and Synchronous Electric Charge Extraction (SECE)
circuits show good power efficiency among reported power
management circuits; however, limitations exist due to inductors
employed, adaption of response to varying excitation levels and
the Synchronized Switch Damping (SSD) effect. In this paper, an
inductor-less dynamically configured interface circuit is proposed,
which is able to configure the connection of two piezoelectric
materials in parallel or in series by periodically evaluating the
ambient excitation level. The proposed circuit is designed and
fabricated in a 0.35 µm HV CMOS process.The fabricated circuit
is co-integrated with a piezoelectric bimorph energy harvester
and the performance is experimentally validated. With a low
power consumption (0.5 µW), the measured results show that
the proposed rectifier can provide a 4.5 × boost in harvested
energy compared to the conventional full-bridge rectifier without
employing an inductor. It also shows a high power efficiency over
a wide range of excitation levels and is less susceptible to SSD.
Index Terms—Energy harvesting, piezoelectric transducer, rec-
tifier, power conditioning.
I. INTRODUCTION
ULTRA low power wireless sensors and sensor systems[1], [2] are of increasing interest in a variety of appli-
cations ranging from structural health monitoring to industrial
process control [3], [4]. Compared to the wired methodologies,
wireless devices provide many advantages, such as flexibility
and ease of placing the sensors in locations that are not
accessible by the wired counterparts. However, considerations
of ultra low power are increasingly important for all wireless
devices including sensors [5]. By minimizing the power con-
sumption, researchers and engineers have attempted to extend
battery lifetime and to avoid replacing or recharging batteries
too frequently. While batteries have remained the primary
energy sources due to their energy density, in certain sensing
contexts requiring the operation of sensors and sensor systems
over a significant period of time [6], including implantable
biomedical electronic devices [7] and tire pressure sensors
[8], battery usage may be both impractical and add extra
cost due to the requirements for periodic re-charging and/or
replacement [9]. In order to address this challenge and extend
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the operational lifetime of wireless sensors, there has been an
emerging research interest to harvest energy from environmen-
tal kinetic vibration [10], [11].
Among all vibration energy harvesters (VEH), piezoelectric
materials are widely used due to their scalability and compat-
ibility with integrated circuit technologies [12] compared to
their electrostatic [13] and electromagnetic counterparts [14].
The piezoelectric transducer (PT) has to be designed to not
only produce as much raw power as possible, but the interface
circuit also needs to be able to extract most of power from the
PT with very low power consumption. Full-bridge rectifiers are
widely used in commercial energy harvesting systems due to
their simplicity and stability; however, they set high threshold
voltages for the generated energy to be extracted by the circuit.
While vibrating at or close to its resonance, a PT can be
modeled as a current source IP connected in parallel with
a plate capacitor CP and a resistor RP . Fig. 1 shows the
full-bridge rectifier connected with a PT and the associated
waveforms. In order to transfer the generated energy from the
PT to the storage capacitor CS , the voltage across the PT
Vpiezo should attain VS + 2VD or −(VS + 2VD). Hence the
energy used to charge the internal capacitor CP from VS+2VD
to −(VS + 2VD) (or vice-versa) is wasted.
In order to increase the power efficiency of a VEH system,
most of active rectifiers seek to develop a mechanism to min-
imize the energy wasted in charging CP . An SSHI (Synchro-
nized Switch Harvesting on Inductor) rectifier was presented
in [15] to employ an inductor to flip the voltage Vpiezo at zero-
crossing points of IP . Chip and board level measurements of
SSHI rectifiers have been previously implemented in [16], [17]
to demonstrate their high power efficiency. Other synchronized
switch interfaces, such as Synchronous Electric Charge Extrac-
tion (SECE), are also widely used for high-efficiency circuits
[18].
Although SSHI and SECE rectifiers can transfer most of
charge to a storage capacitor at specific conditions, they have
a few main drawbacks that need to be mentioned. First,
SSHI and SECE circuits require inductors, which must be
implemented off-chip to achieve good performance and such
an inductor can be the main factor in increasing the overall
volume of the energy harvesting system. In addition, SSHI
circuits can only achieve high efficiency at a limited range
of excitation levels. This limits the overall performance of
the circuit in real-world implementations, where the excitation
level varies with time unpredictably in a wide range. Although
this is not an issue for an SECE circuit due to its different ar-
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(a) Full-bridge rectifier (b) Ip and Vpiezo waveform
Fig. 1: Full-bridge rectifier for piezoelectric VEH and the associated waveforms
chitecture to extract energy, it required more complex circuits
to be implemented compared to other circuits. Furthermore,
SSHI and SECE can only provide higher performance than
simple full-bridge rectifiers for weakly coupled piezoelectric
transducers due to the synchronized switch damping effect. If
the the coupling is strong and the PT vibrates at resonance, the
periodic current pulses applied to invert (for SSHI) or extract
(for SECE) charge on a PT result in an electrical actuation
that opposes the vibration, which is known as Synchronized
Switch Damping (SSD) [19], [20]. Due to the relatively strong
nonlinear damping introduced, this principle has also been
used for wave reflection/transmission reduction [21], where an
architecture similar to SSHI was used to perform the charge
inversion to increase the electrical actuation. This negative
force feedback is basically introduced by the first harmonic of
the current pulses. If the current pulses are lower and wider
(lower amplitude and lower first harmonic frequency), the SSD
becomes less significant and synchronized switch circuits can
thus transfer charge. All of the above limitations introduced
by inductors, real-world wide range excitation levels and
SSD effect result in the SSHI and SECE rectifiers achieving
acceptable performance only in a limited operating range.
This paper proposes a fully integrated CMOS interface
circuit interfaced to a bimorph PT to automatically switch the
connection of the two PTs to increase output power based
on the amplitude of the input excitation, thereby enabling
a significant improvement in power extraction efficiency for
the immediate electrical interface. With the proposed circuit,
the two PTs are connected in parallel or in series according
to the environmental excitation level by periodically evaluat-
ing the excitation amplitude. As compared to the SSHI or
SECE rectifiers, the proposed circuit does not employ any
inductor, which significantly decrease the expected overall
volume of the system, especially for MEMS low-volume
energy harvesters. In addition, dynamically switching between
parallel and series configurations allows the energy harvester
to achieve a high power efficiency over a wide range of
input excitation amplitudes. In terms of the SSD problems
for SSHI and SECE rectifiers, the proposed circuit enables
shifting between different configurations instead of performing
synchronized charge inversion or extraction. Hence it avoids
introducing negative force feedback and it is less subject to
the SSD introduced by the circuit, which extends the range
over which the circuit can operate efficiently.
This paper consists of six sections presenting the proposed
circuit covering modeling and experimental validation. In the
next section, parallel and series connections of two PTs are
theoretically studied to identify the conditions when one con-
figuration is working better than the other one. Identifying the
switching condition between parallel and series models is very
important to implement the associated algorithms in designing
the circuit. The third section gives an overall description of
the proposed interface circuit and the fourth section provides
details in circuit implementations of each functional block of
the system. The fabricated chip is experimentally evaluated in
the fifth section and the final section provides a summary and
conclusion.
II. MODELING OF PARALLEL AND SERIES
CONFIGURATIONS
In this section, theoretical models are developed to compare
the performance between parallel and series connections of a
bimorph cantilever. In order to compare the performance, there
are two methods to evaluate the output power from the both
models. One way is to change excitation amplitude (corre-
sponding to voltage Vpiezo) with a fixed VS ; another way is
to change the voltage VS for a fixed excitation amplitude. The
proposed rectifier aims to choose an appropriate connection
type according to both excitation amplitude and VS value to
maximize output power.
A. Parallel model
As the two piezoelectric transducers (PT) are located on the
both sides of a single bimorph cantilever, they have exactly the
same frequencies, amplitudes and phases. While the two PTs
are connected in parallel, the parallel model can be considered
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Fig. 2: A monolithic PT (top) and two PTs connected in
parallel (bottom)
Fig. 3: Current flow in a piezoelectric generator
as a 2× larger monolithic PT with frequency, amplitude and
phase unchanged, see Fig. 2. Assuming the excitation is
sinusoidal, the current source, capacitor and resistor for the
resulting parallel model can be written as IP = I0 sin 2pifP t,
CP and RP . Hence, the corresponding parameters for one
single PT are 12IP ,
1
2CP and 2RP . For the parallel model,
the total generated charge in a half cycle T/2 should first be
calculated and can be written as:
Qtotal =
∫ T
2
0
I0 sinωtdt =
2I0
ω
(1)
Before the full-bridge rectifier becomes conducting, the
current from IP is split into two parts inside the piezoelectric
harvester, IC and IR flowing through the capacitor and resistor
respectively (see Fig. 3). As the rectifier is not yet conducting
in this case, the PT can be regarded as operating in an open-
circuit. Hence, the charge flowing into the capacitor CP can
be written as:
QC(jω) = Qtotal
IC
IP
(jω) =
2jI0RPCP
1 + jωRPCP
(2)
Besides the charge flowing into CP to form the voltage
Vpiezo, the rest of the charge is dissipated by the resistor RP .
According to the formula V = Q/C, the open-circuit peak-
to-peak voltage Vpp(open) is expressed as:
Vpp(open) = |QC(jω)
CP
| = | 2jI0RP
1 + jωRPCP
|
=
2I0RP√
1 + ω2R2PC
2
P
(3)
Fig. 4: Current flow while charging Cs - parallel model
In order to be able to charge the capacitor CS , the voltage
Vpp(open) should be greater than the threshold VTH = 2(VS +
2VD). Hence, the condition for the rectifier to start transferring
charge from the PT to CS is:
Vpp(open) > 2(VS + 2VD)
⇒ I0RP√
1 + ω2R2PC
2
P
> VS + 2VD
(4)
Assuming VS = 2 V and VD = 0.3 V, the condition for
commencing transferring energy for the parallel model is
Vpp(open) > 2(VS + 2VD) = 5.2 V. In order to compare the
performance between parallel and series models, this condition
is assumed to be always satisfied. The charge flowing into
CP is expressed in (2). After a part of charge is wasted for
charging CP , Vpiezo equals to VS + 2VD (or −(VS + 2VD))
and the rectifier becomes conducting. The wasted charge can
be expressed as: Qwasted = 2CP (VS + 2VD). Therefore, the
charge going through the rectifier is the difference between
QC and Qwasted:
Qremain(jω) = QC(jω)−Qwasted
= 2CP (
jI0RP
1 + jωRPCP
− (VS + 2VD))
(5)
After the rectifier becomes conducting, the voltage Vpiezo
attains the threshold and the equivalent circuit transforms to a
harvester in parallel with CS as shown in Fig. 4. The internal
impedance of the piezoelectric harvester is the value that CP
and RP in parallel, expressed as Zint(jω) = 1jωCP //RP =
RP
1+jωRPCP
. Hence, the charge flowing into CS can be written
as:
QS(jω) = Qremain
Zint
Zint +
1
jωCS
=
2jωRPCPCS
1 + jωRP (CP + CS)
(
jI0RP
1 + jωRPCP
− (VS + 2VD))
(6)
The capacitor CS at the output of the rectifier is usually
chosen at a value much higher than the PT internal capacitor
CP (CS  CP ), so that VS can keep increasing steadily. In
addition, as RP is usually between hundreds of kΩ and several
MΩ, hence ωRPCS  1. Therefore, (6) can be approximately
written as:
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QS ≈ 2CP ( I0RP√
1 + ω2R2PC
2
P
− (VS + 2VD))
= 2CP (
Vpp(open)
2
− (VS + 2VD)
(7)
So that the voltage increase in CS for the parallel model
in a half IP cycle is expressed as (where the subscript ”//”
means ”parallel”):
∆VS// =
QS
CS
=
CP
CS
(Vpp(open) − 2(VS + 2VD)) (8)
B. Series model
For the two PTs connected in series, the calculation starts
with considering a single harvester, for which the internal
current flow is similar to that shown in figure 4 and Vpiezo1
is the voltage generated by one single source. As there are
two PTs connected in series, the total voltage is Vpiezo =∑2
i=1 Vpiezoi = 2Vpiezo1. As the condition to charge CS is
Vpiezo > 2(VS+2VD), hence this condition for each individual
source is Vpiezo1 > VS+2VD. It can be seen that the threshold
voltage is now lowered by two times compared to the parallel
model so that harvester is more likely to start operating at
lower excitation levels. Hence, the charge flowing into CP1 in
a half cycle is:
QT
2 1
(jω) =
∫ T
2
0
Ip1
RP1
RP1 +
1
jωCp1
=
I0RPCP
1 + jωRPCP
(9)
The wasted charge for dis-charging and charging in one
source in a half cycle is:
Qwasted1 = Cp1(VS + 2VD) =
Cp
2
(VS + 2VD) (10)
Before the condition Vpiezo1 > VS + 2VD is met, the
harvester is disconnected from CS (as the diodes in the rectifier
are not conducting). Once the Vpiezo1 > VS+2VD is satisfied,
all of the sources are connected together with CS in series. At
this time, CS starts to be charged and the remaining charge
for each single source that can be used for charging is:
Qremain1(jω) = QT
2 1
(jω)−Qwasted1
= CP (
I0RP
1 + jωRPCP
− VS + 2VD
2
)
(11)
As only one harvester is considered, superposition theory
can be used to turn off the current source of the other
harvester. While the rectifier is conducting, the equivalent
circuit for one single source is shown in figure 5. As the
total internal capacitance and resistance for the parallel model
are CP and RP , these values for one single PT becomes
CP /2 and 2RP . Hence, the internal impedance for one PT
is Zint1(jω) = 2jωCP //2RP =
2RP
1+jωRPCP
. Therefore, the
ratio between the Iext and Iint for each source being studied
is:
Fig. 5: Equivalent circuit for two PTs connected in series for
charging CS
Iext
Iint
= | Zint1
Zint1 + Zint2 +
1
jωCS
| ≈ 1
2
(as CS  CP and Zint1 = Zint2)
(12)
Therefore, the total charge that flows into CS from one
single source is:
QS1 = |1
2
Qleft1(jω)| = CP
2
(
I0RP√
1 + ω2R2PC
2
P
− VS + 2VD
2
)
(13)
With consideration of the other PT, the total charge that
flows into CS is (the subscript “+” in the expression represents
series connection):
QS+ = 2QS1 = CP (
I0RP√
1 + ω2R2PC
2
P
− VS + 2VD
2
) (14)
The voltage increase in CS is:
∆VS+ =
QS+
CS
=
CP
CS
(
Vpp(open)
2
− VS + 2VD
2
) (15)
C. Performance comparison and proposed scheme
The voltage increase values in VS for both parallel and series
models are expressed in (8) and (15). As these are the voltage
variation in a half IP period, the output power for both models
can be calculated by dividing the increased energy stored in
CS by the half period:
P =
1
2CS((VS + ∆VS)
2 − V 2S )
T/2
= fPCS((VS+∆VS)
2−V 2S )
(16)
where ∆VS can be either ∆VS// expressed in (8) for the
parallel model or ∆VS+ expressed in (15) for the series model.
With given diodes (fixed VD), there are two variables in (16):
Vpp(open) and VS . The performance of both models can be
compared while fixing one of these variables and varying the
other one. Fig. 6 shows the theoretical comparison of parallel
and series models in function of excitation amplitude (Fig. 6a)
and in function of VS (Fig. 6b), where the diode voltage drop
is set as VD = 0.3 V. It can be seen that each model has an
optimal operation range compared to the other model. Hence,
it is useful to find the condition when the parallel model
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(a) Output power in function of excitation level
with fixed VS = 2V
(b) Output power in function of VS with fixed excitation level of
Vpp(open) = 12V (acceleration: 8.0 g)
Fig. 6: Theoretical output power for parallel model, series model and proposed model (diode voltage drop set as VD = 0.3 V)
Fig. 7: 3-D surface plot of theoretical output power in function
of Vpp(open) and VS
outputs higher power than the series model. This condition
can be found by setting ∆VS// > ∆VS+:
CP
CS
(Vpp(open) − 2(VS + 2VD) > CP
CS
(
Vpp(open)
2
− VS + 2VD
2
)
⇒ Vpp(open) > 3(VS + 2VD)
(17)
It should be noticed that the value Vpp(open) is the voltage
while the two PTs are connected in parallel because this value
doubles for the series model. The inequality in (17) shows the
condition that the parallel model can generate more output
power than the series model. Fig. 6 shows that the output
power difference from the two models can be significant in
some cases. Therefore, making a good choice between parallel
and series connections in a specific condition can increase
the output power and the operational excitation range. The
proposed interface circuit in this paper is able to check the
condition in (17) periodically and connect the two PTs in
parallel if the condition is satisfied; otherwise, in series. The
expected output power of the proposed circuit is shown in dash
curves.
According to (8), (15) and (16), the output power while
using the proposed circuit can be expressed as:
P = fPCS((VS + ∆VS)
2 − V 2S ) where
∆VS =

CP
CS
(Vpp(open) − 2(VS + 2VD))
if Vpp(open) ≥ 3(VS + 2VD)
CP
CS
(
Vpp(open)
2 − VS+2VD2 )
if (VS + 2VD) ≤ Vpp(open) < 3(VS + 2VD)
0
if Vpp(open) < (VS + 2VD)
(18)
If both the two variables Vpp(open) and VS are swept 0 V→
12 V and 0 V→ 6 V respectively, a three dimensional surface
plot of output power can be plotted, which is shown in Fig. 7.
Planes of VS = 2 V (corresponding to Fig. 6a) and Vpp(open) =
12 V (corresponding to Fig. 6b) are highlighted in this figure.
It can be seen that higher VS requires higher Vpp(open) to start
transferring energy to the storage capacitor. With a fixed VS ,
the series model is able to output much higher power than the
parallel model in low excitation levels. While Vpp(open) goes
higher, this difference becomes smaller but two peak power
points allows a high output power in a wide range of VS .
III. PROPOSED INTERFACE CIRCUIT
Fig. 8 shows the implementation of the proposed interface
circuit between two PTs (a bimorph cantilever is used in this
implementation) and a full-bridge rectifier. An off-chip voltage
regulator is employed to provide a stable power supply VDD =
1.5 V to power the interface circuit itself and any possible
future load electronics. The two PTs are the two piezoelectric
layers on a bimorph cantilever, so that they have the same
frequencies, amplitudes and phases. The system architecture
of the proposed circuit is also shown in the figure, which
consists of a connection switching block, a power management
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Fig. 8: Architecture of proposed system
block, a calibration block, an internal clock generator and
switched-capacitor (SC) DC-DC converters. The connection
switching block enables parallel or series configurations of the
PTs according to the signal PARA (high for parallel and low
for series). The power management block is a digital block that
sets the system in the “sleep mode” for most of the time and
in “calibration mode” to evaluate excitation amplitudes and
re-connect the two PTs. The calibration block performs the
algorithm to check the condition in (17) and generates EXCI
pulses if the condition is satisfied. The signal EXCI (short
for ’excitation’) indicates that the environmental excitation is
high enough to make the circuit choosing parallel connection.
The DC-DC converters aim to generate a high voltage level
and a negative voltage level to overdrive the gates of analog
switches in the connection switching block.
While the system is in “sleep mode”, the calibration block is
powered OFF to minimize the overall power consumption. The
duration of the “sleep mode” is controlled by a digital counter
in the “power management block” driven by an internally
generated clock signal. This counting time can be externally
set. While the “sleep mode” ends, the system goes into
“calibration mode”. In this mode, the connection is forced
to be parallel with a high PARA signal and the node P12
is disconnected from the node P by signal CALI (short for
‘calibration’); because the value Vpp(open) in (17) requires that
the two PTs are connected in parallel and in an open-circuit
(not connected to the diodes). In this mode, the voltage at
node P12 and the voltage VS are used for comparison in
an algorithm corresponding to the condition in (17). If the
excitation level is high to satisfy the condition, EXCI pulses
will be generated to the power management block, which gives
a final decision on the signal PARA and the “calibration
mode” finishes.
IV. CIRCUIT IMPLEMENTATIONS
This section describes the circuit implementations of the
proposed connection auto-switching interface circuit as a
Fig. 9: Parallel-series connection switching circuitry with
CMOS analogue switches
CMOS circuit. Some key blocks shown in Fig. 8 are presented
in this section with circuit diagrams and relevant calculations.
A. Parallel-series connection switching block
The parallel-series connection switching circuitry utilizes
three CMOS switches, as shown in Fig. 9. The nodes P1, N1,
P2 and N2 are the electrodes of the two PTs. The node N
is one of the inputs of full-bridge rectifier. The node P12 is
connected to the other input of the rectifier while the system
is in “sleep mode” and to the calibration block in “calibration
mode”, as shown in Fig. 8. In order to make sure that the
switches are fully switched ON and OFF for relevant PARA
signals, the gate driving voltage of PARA should fully cover
the voltage ranges of all the six nodes in the figure. According
to Fig. 1, the voltages of VP and VN are between −VD and
VS + VD. Hence, the low level of signal PARA should be
lower than −VD and its high level should be higher than VS +
VD. In this implementation, voltage levels of Vsub = −0.75 V
and VDDA = 4.5 V are chosen to drive the switches. The
N-channel MOSFETs used in the switches are isolated high-
voltage transistors with a negative bulk voltage Vsub and the
bulk voltage of the P-channel MOSFETs is VDDA.
As the signal PARA is generated from the power man-
agement block, which is a digital block, the voltage levels of
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Fig. 10: Two-stage level-up shifter
PARA are GND and VDD, where VDD = 1.5 V is used in
this implementation. Hence, before the signal PARA from the
power management block can be used to drive the switches,
a level-up shifter is needed to shift the voltage level 0 V to
−0.75 V and 1.5 V to 4.5 V. The reason for choosing −0.75 V
and 4.5 V as the most negative and positive voltage levels
in the circuit is due to the maximum allowed voltages for
the selected transistors in the HV CMOS process used in
this implementation. The absolute maximum allowed voltages
VGS and VDS for these transistors are 5.5 V and the oxide
breakdown voltage is 7 V. Hence, choosing −0.75 V and 4.5 V
voltage levels makes a maximum 5.25 V voltage difference,
which makes sure all the transistors operating safely. Fig.
10 shows a two-stage level-up shifter to shift the high level
of the input signal to a higher voltage and the low level to
a lower voltage. The different voltage levels shown in the
figure are GND = 0 V, VDD = 1.5 V, VDDA = 4.5 V
and Vsub = −0.75 V. The first stage employs a cross-coupled
PMOS load and it aims to shift logic voltage levels from [0 V,
1.5 V] to [0 V, 4.5 V]. The second stage employs a cross-
coupled NMOS load to further shift logic levels from [0 V,
4.5 V] to [−0.75 V, 4.5 V]. The typical quiescent current at
room temperature for supply VDDA is around 80 pA and for
supply VDD is around 10 pA, so the typical total quiescent
power consumption of this level-up shifter is around 0.5 nW.
Considering the process and temperature variations by using
Monte-Carlo simulations, the maximum quiescent power con-
sumption can go up to 7.3 nW at 150 ◦C. However, this high
temperature will unlikely happen in most implementations
except for specific high-temperature purposes. Besides the
static power loss, the total power consumption of a shifter
should also include dynamic power loss, which depends on
input signal frequency and gate capacitance of switches being
driven. The total power consumed by all the level shifters
employed in the system will be listed in a power consumption
breakdown table in Section V.
In order to provide gate overdriving voltages VDDA and
Vsub, switched capacitor (SC) DC-DC converters are em-
ployed. Fig. 11 shows the circuit diagrams of the two DC-
DC converters. These two DC-DC converters perform voltage
conversions with ratios 31 and − 12 respectively. Due to the
limited chip design area reserved for this circuit, the capacitors
used in the converters are off-chip SMD capacitors with C1 =
C2 = 1 nF. Hence, there are totally 7 off-chip 1 nF capacitors
employed for the DC-DC converters in this implementation.
However, simulations show that the total quiescent current
flowing through VDDA and Vsub for the whole circuit is 0.3 nA
and the total average dynamic current is 2 nA, which make
capacitors of C1 = C2 = 50 pF sufficient to provide the
required driving ability. Capacitors with these values can be
readily designed on-chip to make the proposed interface circuit
fully integrated.
The voltage converters are driven by two non-overlapping
complementary clock signals, φ1 and φ2, which are generated
from a single clock signal by cross-coupling the clock and its
inverted version with two NOR gates and two weak inverters.
Before φ1 and φ2 can be used to drive the converters, their lev-
els need to be shifted through level shifters. In this implemen-
tation, the clock signal is generated by an internal on-chip ring
oscillator, as shown in Fig. 12. The ring oscillator generates a
raw clock signal at around 16 kHz; this clock is then divided
by 16 to drive the DC-DC converters and further divided by
16 (to 62 Hz) to drive the power management block. In order
to supply the gate-overdriving voltage levels to make sure
the parallel and series configurations are firmly held, the ring
oscillator and SC converters are kept powered ON. Simulations
show that the ring oscillator consumes an average power of
260 nW and the voltage tripler and voltage half-inverter (in
Fig. 11) consume 9 nW and 4 nW respectively with open
outputs. Besides employing SC DC-DC converters, there are
many other techniques to provide the switch gate-overdriving
voltage levels, such as selecting the highest available voltage in
the circuit nodes using a higher supply (HS) circuit for VDDA
and using a negative voltage converter (NVC) for Vsub, which
are presented in [22]. As ring oscillators are normally power
hungry and the low frequency ring oscillator employed in
this paper consumes 260 nW power (SC converters consumes
13 nW extra power), using HS and NVC circuits can decrease
this power consumption to 96 nW (calculated according to
[22]). However, the circuit in this paper requires a clock signal
to drive the power management block presented in section
IV-C in order to periodically put the system in sleep mode,
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(a) (b)
Fig. 11: Switched-capacitor (SC) converters used to generate gate overdriving voltage levels: (a) VDD → 3VDD, (b) VDD →
−0.5VDD
Fig. 12: Nano-power ring oscillator to provide digital clock for the SC converters and power management block, including the
start-up circuitry and the non-overlapping signal generation block
and it cannot be guaranteed that the future load electronics can
provide a such clock signal. As designing a ring oscillator is
necessary in this implementation, SC DC-DC converters only
consume 13 nW extra power while the HS and NVC circuits
would consume more.
B. Calibration block
In the calibration state, the two harvesters are forced to
be connected in parallel, so P1 and P2 are connected to
P12; N1 and N2 are connected to N . For calibrating, P12 is
disconnected form P , so the PTs are in an open-circuit. As N1
is still connected to N , the voltage at node N1 equals to −VD
due to the diode voltage drop between the ground reference
and node N1. Therefore, the peak-to-peak open-loop voltage
between nodes P12 and N is now Vpp(open) = 2(VP12 +VD)
(as Vpp(open) = (VP12 − VN )max − (VN − VP12)max =
2(VP12 − VN )max = 2(VP12 + VD)). Replacing the term in
(17), it becomes:
Vpp(open) > 3(VS + 2VD)
2(VP12 + VD) > 3(VS + 2VD)
2VP12 > 3VS + 4VD
2(VP12 − 2VD) > 3VS
1
5
(VP12 − 2VD) > 3
10
VS
(19)
Fractions on both sides of the inequality are to make
sure that the values on the two sides are in the operational
range of the comparator. Fig. 13 shows the circuit diagram
of calibration block to perform the comparison of (19). The
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Fig. 13: Circuit diagram of the calibration block
two diodes used in the circuitry are the same as the ones
used in the full-bridge rectifier in order to make sure they
have same VD. From this circuitry, the non-inverting input of
the comparator is 15 (VP1 − 2VD) and the inverting input is
3
10VS . The unit resistances R1 and R2 in the circuit are set to
0.6 MΩ and 0.5 MΩ respectively, hence the total resistances
for each of the two resistive paths are 3 MΩ and 5 MΩ. The
resistors are on-chip implemented. The current on these two
branches depends on the voltage at node P12 and the voltage
VS . During the calibration mode while P12 is disconnected
from the full-bridge rectifier, the voltage on the R1 branch
approximately equals to the open-circuit voltage of the PT,
which can have an amplitude varying from 0 V to 12 V.
Choosing the middle value 6 V for estimation, the power loss
due to this path is 3 µW (VP12 is a sine signal between 0 V
and 6 V). In terms of the R2 branch, the VS usually varies
from 2 V to 6 V; hence the average power loss due to this
path is 3.2 µW (taking VS = 4 V). As the two branches are
cut from P12 and VS in sleep mode, which takes a very
majority of time, the total average power loss on these two
branches equals 6.2 µW×dcali, where dcali represents the duty
ratio of the calibration mode. The base power loss 6.2 µW
for these two resistive branches can be further reduced by
increasing the resistances or using off-chip resistors to provide
much higher resistances. Although larger value resistors are
able to reduce the base power loss to less than 1 µW, they
can take up additional area, either on the chip or on the
test board with off-chip resistors. The resistance R2 can be
increased to a much higher value as the variation of VS is slow.
However, the value of R1 should be below a reasonable limit
because the frequency of VP12 signal can be quite high and the
input transistors of the comparator have large sizes (500/0.5).
Hence, high R1 along with the large input capacitance of the
comparator form a passive RC low-pass filter which filters out
high frequency VP12 signal.
The output signal of this block, EXCI , indicates that the
environmental excitation is high enough to satisfy the condi-
tion in (19). For generating the EXCI signal, a continuous-
time comparator is employed [23], which is shown in figure
14. A trade-off between the power loss and the performance
determines the biasing current. With a 25 nA biasing current,
the settling time of the comparator is around 40 µs, which
Fig. 14: Continuous time comparator to evaluate the input
excitation level
Fig. 15: Power management and parallel-series determining
circuitry
is acceptable for most of PTs as it is much shorter than
the periods of PTs and the static power loss is decreased to
150 nW. In addition, the comparator is powered OFF in the
sleep mode to further decrease power loss.
C. Power management block
Fig. 15 shows a power management circuitry employed to
power OFF some parts of the system for a certain time while
they are not in use and to generate digital control signals. As
shown in the figure, the power management circuit utilizes
a 10-bit digital counter for determining the duration of sleep
mode. The clock signal of this 10-bit counter is of around
62 Hz. The 10-bit counting number D[9:0] of the counter is set
externally and the system goes into “calibration mode” once
it counts to the preset value D[9:0]. For instance, if D[9:0] =
255, the counter will be reset after 255 cycles of CLK, which
is approximately 4 seconds. The maximum value can be set
to 1023, or 16 seconds. Once the counter finishes counting, a
pulse DONE is generated and the counter is synchronously
reset to restart counting from 0. In order to make the power
management block working as expected to let system go into
the two different modes alternatively for reasonable durations,
the four LSBs D[3:0] are internally set to 4’b1111 and cannot
be configured.
After the counter, a digital delayer using six simple D-
flip-flops is employed. When the counter finishes counting,
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Fig. 16: Simulation results of the proposed circuit
a pulse of DONE generates a pulse of OC (short for ‘open-
circuit’) lasting for 6 clock periods and a pulse of CALI
(short for ‘calibration’) lasting for 2 clock periods. If the
input of the counter is set to the maximum value D[9:0] =
1023, the calibration mode only takes 6/1024 ≈ 0.6% of the
total time, which means the average power consumption and
current leakage associated to the calibration mode are largely
reduced to 0.6%. The pulse OC is used to set the prerequisite
conditions for performing the algorithm in the calibration
block: forcing the two PTs to be connected in parallel and
in an open-circuit. During the pulse of OC, the calibration
block is powered ON but its output EXCI is disabled until
the pulse CALI is present (the last two period of the pulse
OC). Because suddenly putting the PTs in open-circuit from
a closed circuit may cause issues on the reference voltage,
which can make the voltage at the node P12 going to an
unexpected voltage level and the voltage at node N does not
equal to −VD. This is because before an OC pulse, node
P12 is connected to one electrode of the storage capacitor CS
through a diode and node N (the other electrode of PTs) is
connected to the other electrode of CS through a another diode
(refer to Fig. 8). In this case, the two diodes connect P12, N
and CS and form a closed loop. As there is current flowing
in this loop when energy is transferred to CS , N should be
equal to −VD (assuming N is the lower potential node). Once
P12 is disconnected from the diode connected to CS , there is
no closed loop between P12 and N nodes. Although N is
connected to the ground through a diode, there is no current
flowing through the diode to ensure that the potential at N is
−VD. In this case, the voltage potential at N is not stable and
it equals to the ground (0 V) at the instant of OC goes high.
This introduces an VD offset to the voltage at P12 because the
inequality derived in (19) requires the voltage at N is −VD.
In order to make VN be able to attain −VD while VP (12)
goes high, some time is needed after OC goes high to let the
diode between N and the ground “slowly” set VN = −VD. In
this implementation, four periods of CLK is given. In the
following two periods of CLK, CALI pulse is generated
which enables EXCI .
Fig. 16 shows the simulated waveforms of the proposed
circuit. The signal IP at the top represents the excitation
amplitude, in unit of µA, which is increased gradually. The
second signal VP12 is the voltage at the node P12 shown
in Fig. 13. From the figure, the calibration mode is entered
three times, where OC is high, in this simulation. When OC
is high, the PTs are in open circuit and VP12 exceeds the
limit VS + VD. It can be seen that VP12 needs a little time
to stabilize before the signal EXCI is enabled and can be
generated at the end of the calibration state. During the first
calibration mode, although the signal PARA is forced to high
to evaluate the excitation level, it goes low again after the
calibration mode as the EXCI pulse is not generated due to
low excitation amplitude. After this calibration mode, IP is
increased. During the second calibration mode, it can be seen
that three pulses of EXCI is generated because the circuit
chooses a parallel connection according to the excitation input.
It is worth mentioning that the EXCI pulses are generated
according to the amplitude of VP12, which has a frequency
of 82 Hz. As mentioned before, the EXCI signal is only
enabled for two CLK cycles and the frequency of CLK is
62 Hz. This explains why three EXCI pulses are generated in
two CLK cycles. If the excitation frequency goes higher (or
lower), there will be more (or less) EXCI pulses generated
in two CLK cycles if the amplitude is high enough. If the
excitation frequency is less than 31 Hz (half frequency of
CLK) such that the period of the excitation is longer than two
CLK cycles, an excitation peak cannot always be observed
in the two CLK cycles. Hence, EXCI pulses cannot always
be generated in this case. This may occasionally result in an
unexpected series connection while the parallel connection is
preferred under high excitation levels. Therefore, the proposed
system requires the excitation frequency higher than 31 Hz
to ensure correct connection switching. Before the third OC
pulse, the excitation level is further increased and the PTs are
expected to be connected in parallel. Right before the third
OC pulse, PARA goes low for one clock cycle and it goes
back to high level. This is because the top single D-flip-flop
in Fig. 15 is reset first before each calibration mode, which
allows PARA to be cleared to low level before it is forced to
go high by OC signal.
The single D-flip-flop in this block is used to provide a
decision on the connection type based on the signal EXCI ,
which is generated in the calibration block in Fig. 13. While
the counter finishes counting, the signal DONE resets the
flip-flop to a low level regardless the previous connection type
(parallel or series). The CALI pulse is used to enable the
EXCI signal. If one or more EXCI pulses are present in
the calibration mode during the pulse of CALI , the output of
the flip-flop goes high and keeps the two PTs connected in
parallel after the calibration state. If the excitation is too low
to generate a pulse of EXCI , PARA signal will go back to
low level after the calibration mode ends. An external one-time
reset is performed on all of the flip-flops once the circuit is
implemented and powered ON. During the simulation shown
in Fig. 16, the input of the counter is set to D[9:0] = 32.
This value is very small and is very impractical because the
calibration mode takes a large percentage of the time (duty
ratio is around 6/32 ≈ 18.7%). During this mode, some extra
IEEE TRANSACTIONS ON POWER ELECTRONICS 11
Fig. 17: Experimental setup
energy is consumed and no energy can be transferred from
the PT to the storage capacitor due to the open circuit of the
PT. However, this small value chosen here is to clearly show
the working principle of the proposed interface circuit and to
decrease the simulation time due to the slow simulation speed.
As discussed above, if the maximum value D[9:0] = 1023 is
chosen for the counter, the duty ratio of the calibration mode
is only 0.6%.
As discussed above, a smaller calibration duty ratio results
in lower power consumption but the system also reacts slowly
to variations in environmental excitation. Hence, there exists
a trade-off between power consumption and circuit response
time. The general principle is to keep the calibration duty
ratio as small as possible while the circuit is able to react to
the environmental excitation amplitude variation. As the four
LSBs of the input signal D[3:0] for the counter are internally
set to 4’b1111, the shortest sleep time is around 0.25 s with
a 37% calibration duty ratio. Hence, the proposed system
cannot react to significant variation in excitation level faster
than this value. However, the shortest sleep time preset by the
circuit is impractical due to the large calibration duty ratio.
Therefore, the proposed system is not suitable in environments
with uncertain base vibration without target periods of time
when the excitation level is high.
V. MEASUREMENT RESULTS AND DISCUSSIONS
The proposed connection auto-switching interface circuit
was experimentally evaluated (see Fig. 17) using a commer-
cially available bimorph cantilevered piezoelectric harvester
with dimension 47 mm × 36 mm (Mide Technology Corpo-
ration V20W). A shaker (LDS V406 M4-CE) was excited at
the natural frequency of the cantilever at 82 Hz and driven by
a sine wave from a function generator (Agilent Technologies
33250A 80 MHz waveform generator) amplified by a power
amplifier (LDS PA100E Power Amplifier). The test chip was
powered by an external power supply at 1.5 V (can go up to
1.8 V for higher VS) and an off-chip voltage regulator (ON
Semiconductor NCP4681DSQ15T1G) with ultra-low ground
leakage current (IGND ≈ 1.5 µA) is also available to allow
Fig. 18: Micrograph of the test chip fabricated in a 0.35 µm
CMOS foundry process. The overall die size is 2.8 mm ×
3.2 mm. The active area for the proposed circuit is around
0.5 mm2 excluding the pads and the remaining die area is
occupied by circuits of other projects
TABLE I: Breakdown of the chip power loss and other power
loss sources with simulated and measured results
Loss mechanism Power loss Percentage
Ring oscillator 260nW 57.5%
DC converters 13nW 2.9%
Level shifters 25.7nW 5.7%
Power management 0.6nW 0.1%
Switching block 0.3nW 0.1%
Calibration block * 152.4nW 33.7%
Total (circuit) 452nW 100%
Measured circuit loss ∼ 0.5 µW
CS leakage ∼ 0.24 µW
(* depends on the calibration duty ratio)
for the system to be self-powered. The components on the
PCB board include a storage super capacitor (AVX BestCap
BZ05CA103ZSB, measured capacitance CS ≈ 5.2 mF), a
few 1 nF SMD capacitors for SC DC-DC converters, external
digital inputs and pins for observing some key signals.
The proposed chip was implemented in a 0.35 µm CMOS
process. Fig. 18 shows the die photo of the test chip. The
active area of the proposed connection auto-switching circuit
together with the DC-DC converters and the clock generator is
around 0.5 mm2. The micrograph of the chip identifies the area
occupied by the clock generator, DC-DC converters, power
management block, calibration block and connection switching
block.
Table I lists the simulated power loss due to different
parts of the energy harvesting system. The values for the
individual circuit blocks are simulated results. In terms of
the power loss due to the calibration block, the duty ratio of
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Fig. 19: Measured waveforms of signal VP12, PARA, EXCI and CALI in a period of 50 s
calibration mode during the measurement is chosen at 2.4%,
corresponding to D[9:0] = 256 for the digital counter in the
power management block. With a 62 Hz clock, the calibration
mode is expected to be entered every 4 s and this can be
observed from Fig. 19. Hence the effective power loss due
to this block is 6.35 µW × 2.4% = 152.4 nW. The simulated
total power consumption of the interface circuit with a 2.4%
calibration mode duty ration is 452 nW, which is smaller
than the measured value 500 nW. This is possibly due to the
excitation level and the voltage across the storage capacitor CS
during the measurements are relatively high, which increase
the power loss due to the resistive branches in the calibration
block as shown in Fig. 13. The storage capacitor CS is an
off-chip super capacitor of 5.2 mF and the power loss due
to its internal leakage has been experimentally evaluated. The
measurement was started by charging CS to 4.21 V. After 1
day 19 hours and 7 minutes of leaving it disconnected from
any electronic devices, the voltage decreased to 1.86 V and
the power loss is calculated by dividing the energy loss in the
capacitor over the time. As the leakage current of CS depends
on the voltage across it, the measured power loss [0.24 µW]
should be regarded as an average value for VS between 1.86 V
and 4.21 V.
Fig. 19 shows measured waveforms from an oscilloscope
of four signals: VP12, PARA, EXCI and CALI (from top
to bottom). The signals were measured in a period of 50 s
by changing the input excitation amplitude. The signal VP12
is the voltage at the node P12; the signal PARA indicates
the connection type that is being used; the signal EXCI is
the output signal from the calibration block indicating that
the condition in (17) is satisfied and the signal CALI is the
output signal from the power management block indicating
that the system is in “calibration mode”. From the CALI
signal, it can be seen that the “calibration mode” was entered
periodically for every 4 s (approximately). According to the
section IV-C, the “calibration mode” starts when the digital
counter finishes counting. The first cycle after the counting
ends, a signal DONE is generated to reset a flip-flop to have
a series connection (refer to Fig. 15). This explains why the
signal PARA goes low for a very short time (actually for one
clock cycle) when “calibration mode” starts with a high level
PARA. After the PARA is reset to low level, the signal
delayer in the power management block forces PARA to
high level for a few cycles to evaluate the excitation. This
forced high PARA pulses can also be seen from the Fig. 19
corresponding to pulses CALI . The signal EXCI indicates
the result after evaluating the excitation amplitude according
to the algorithm in (19). If a pulse of EXCI is present for
a “calibration mode”, the signal PARA keeps high after the
mode ends; otherwise, PARA goes low because the excitation
is too low to generated a EXCI pulse.
During the 50 s measurement, the excitation amplitude was
changed 6 times, which are marked as t1, t2, t3, t4, t5
and t6 in the figure. The excitation amplitudes for all the
time intervals are shown at the bottom of the figure as the
peak-to-peak open-circuit voltage of the PT Vpp(open) and
the corresponding acceleration level in unit of the gravity.
As t1 and t2 are slightly before calibration states start, the
effect of different connection types on the signal VP12 is not
observable. Hence, explanations on the figure will be based
on the period after t2. From the figure, several CALI pulses
can be found between t2 and t3, where pulses of EXCI are
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Fig. 20: Measured waveforms in 0.5 s while connection is being changed from series to parallel
generated. This means the excitation level is high to satisfy
the condition in (19). As a result, PARA keeps at high level
after each calibration mode. During the calibration modes,
it can be seen that spikes are present in the signal VP12.
This is because the PTs are disconnected from the full-bridge
rectifier during the calibration mode (open-circuit), hence VP12
is not limited below VS + VD and it can go higher. Similar
spikes can also be observed for some of the other calibration
states but spikes are not present for low excitations when
VP12 cannot attain VS +VD. The excitation amplitude is then
significantly decreased at time t3 and a sudden drop in VP12
can be observed. During the calibration state after t3 (marked
in the left ellipse), no EXCI pulse is present, which results
in a series connection. Once the PTs are connected in series,
the amplitude of signal VP12 can be observed to be doubled
because series connection doubles the voltage across the PTs.
The excitation is then increased at time t4 where a sudden
amplitude increase of VP12 can be observed. However, the
EXCI signal still keeps low for the following two calibration
states because the excitation level is not high enough. The
excitation is further increased at t5. The following calibration
state confirms that the condition in (19) is satisfied and a
pulse EXCI is generated. As a result, the PARA goes high
(marked in the second ellipse).
Fig. 20 shows the waveforms of the four signals in a short
period of time while the connection is being changed from
series to parallel. At time t1, the excitation is increased and
the resulting VP12 can be observed from the figure. From time
t2 to t4, the connection is forced to be parallel and PARA
goes high. During this time, the PTs are in an open-circuit
hence VP12 can go very high. Between t2 and t3, the excitation
evaluation is not enabled because a little time is needed to
let VP12 become stable (detailed explanations are in section
IV-C). Between t3 and t4, the signal CALI goes high to
Fig. 21: Output power comparison between theoretical and
measured results as a function of excitation level with fixed
VS = 2 V (diode voltage drop VD = 0.3 V)
enable the EXCI signal; therefore, three EXCI pulses are
generated due to satisfying the condition in (19). These pulses
indicate that the connection will be parallel after the calibration
state; hence, PARA keeps high after t4.
In order to measure the output electrical power transferred
to the storage capacitor CS at a given Vpp(open) and VS , the
voltage increase in CS in a short period of time is measured to
calculate the energy increase in this time. The formula of cal-
culating the output power is: P = CS(V 2S(end)−V 2S(start))/2T ,
where VS(start) is the starting voltage of VS , VS(end) is the
ending voltage of VS and T is the time used to charge CS from
VS(start) to VS(end). As VS is increasing during measurement
and the output power should be obtained at some fixed VS
values, the VS(start) and VS(end) are chosen to be close to
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Fig. 22: Theoretical and measured output power in function VS using proposed circuit and full-bridge rectifier under different
excitation levels. (a) With a fixed excitation level of Vpp(open) = 12 V (equivalent to acceleration level of 8.0 g); (b) Vpp(open) =
2.5 V (equivalent to 1.8 g). Diode voltage drop VD = 0.3 V
make the results accurate. While measuring the output power
at VS = 2 V, for instance, VS(start) and VS(end) are chosen
at 1.9 V and 2.1 V with a fixed excitation level Vpp(open).
The time consumed to charge CS from 1.9 V to 2.1 V is
recorded by a stopwatch (of a smart phone) and the output
power transferred to CS can therefore be calculated.
Fig. 21 shows the measured output power compared to
theoretical results with fixed VS = 2 V and changing exci-
tation level, where the highest Vpp(open) (12 V) corresponds
to acceleration of 8.0 g. As VS = 2 V and VD = 0.3 V
are used in experiments, the expected threshold voltage for
pure parallel model is 2(VS + 2VD) = 5.2 V and the ex-
pected switching point for parallel and series connection is
3(VS + 2VD) = 7.8 V. Compared to the pure parallel model,
the proposed circuit can let the rectifier start extracting energy
from the PTs at a lower threshold voltage 2.6 V. Compared to
the pure series model, the circuit extracts more energy while
excitation amplitudes are higher than the switching point such
that Vpp(open) > 7.8 V. The measured results show that the
switching point is shifted to near 7.5 V and this is due to non-
ideal diodes used in measurements. Non-ideal diodes allow
forward leakage current flowing through while the forward
voltage is lower than VD; hence the effective VD is lower than
0.3 V, which makes the switching point shifting leftwards on
the graph.
Fig. 22 shows the measured results with the proposed circuit
and a full-bridge rectifier at fixed excitation levels (Vpp(open) =
12 V in the left figure and Vpp(open) = 2.5 V in the right
figure) with VS varying from 0 V to 5 V. The results in Fig.
22a show that the switching point is measured at VS = 3.5 V,
which is slightly higher than the theoretical value 3.3 V. This
is also due to the non-ideal diodes used in measurements. The
switching point is set as Vpp(open) = 3(VS + 2VD). While
non-ideal diodes have lower VD values, VS goes higher to
keep a constant Vpp(open). This explains the difference between
theoretical and measured results. At a high excitation level
(Vpp(open) = 12 V) in Fig. 22a, there exists a maximum
power point for each of the two connection types. With the
proposed interface circuit, the energy harvesting system is able
to attain both of the two peak power points at VS = 2.6 V and
VS = 5.5 V, which enable a wide range of VS to obtain high
output power. The same experiments were performed at a low
excitation level (Vpp(open) = 2.5 V) in Fig. 22b. The results
show that the output electrical power using the proposed circuit
can attain a peak power of 34.9 µW, which is 4.5× higher
than the power obtained from a simple full-bridge rectifier,
which is 7.8 µW. This is due to the series connection chosen
by the circuit because the series model outputs much higher
power than the parallel counterpart at low excitation levels.
In addition, it can be seen that the extra power consumption
introduced by the interface circuit 0.5 µW shown in Table
I is far lower than the extra power extracted by this circuit
compared to using a simple full-bridge rectifier.
Fig. 23 shows the measured electrical output power while
Vpp(open) is varied from 0 V to 12 V with steps of 1 V and
VS is varied from 0 V to 5 V with steps of 0.5 V. There are
13 Vpp(open) values and 11 VS values chosen, hence totally
143 output power values measured. This figure illustrates the
performance of the circuit in the full ranges of excitation
level and VS . The results shown in Fig. 21 and Fig. 22
are highlighted in the VS = 2 V, Vpp(open) = 12 V and
Vpp(open) = 2.5 V planes. The middle dashed curve separates
the parallel and series configurations according to different
values of Vpp(open) and VS .
Fig. 24 shows the measured power efficiency of the pro-
posed interface circuit while an external power supply is used
and it is self-powered with an off-chip voltage regulator. While
the circuit is self-powered using an off-chip voltage regulator,
the efficiency is reduced significantly. Although the leakage
current of chosen voltage regulator is as low as 1.5 µA, the en-
ergy conversion efficiency is relatively low, which pulls down
the overall efficiency. [24] presents an on-chip high-efficiency
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Fig. 23: 3-D surface plot of measured output power in function
of Vpp(open) and VS
Fig. 24: Measured power efficiency of the proposed interface
circuit while it is externally powered and self-powered (VS =
2 V)
SC DC-DC converter with a nominal output voltage 1.5 V and
efficiency up to 92%, which can be a very good substitute of
the off-chip voltage regulator to increase the overall efficiency.
However, the voltage regulator employed here is just to allow
for the possibility of the proposed circuit being self-powered
for an energy autonomous module. The performance of the
interface circuit itself should be the highlight of this paper.
From the figure, it can be clearly found that there are two peak
efficiency points because the circuit is trying to configure the
PTs in a better way to output higher power. While Vpp(open)
goes high from 0 V, the power efficiency goes higher and
attains its first peak near Vpp(open) = 5 V. When the excitation
level keeps being increased, the efficiency decreases. When
Vpp(open) goes higher than 7 V, the interface circuit configures
the connection of the two PTs from series to parallel in order
to keep the high power efficiency; therefore, the circuit is able
to attain a second peak efficiency point. The dashed line in
the figure shows the different connections the circuit chooses
and it can be found that the first peak is due to series and
the second peak is due to parallel connection. Compared to
many other interface circuit, the proposed circuit enables a
high power efficiency in a wide range of excitation levels.
Table II compares the performance of the proposed circuit
against some reported interface circuits for piezoelectric vi-
bration energy harvesters. Apart from the circuit presented in
this paper, all of other circuits require inductors to improve
performance and some may require inductors in the range of
millihenries. A fully-integrated design in this paper makes a
significant contribution to reducing the overall volume of the
system. Although the PT employed in this implementation is
relatively big compared to a SMD inductor and an inductorless
design does seem to reduce the overall system volume sig-
nificantly; however, using an inductorless and fully-integrated
interface circuit is a very practical consideration for volume-
limited MEMS piezoelectric energy harvesters [25]. All the
devices needed for the proposed power management circuit
are a 2.8 mm × 3.2 mm chip (wire-bonder can be used instead
of a chip carrier and socket), a 5.2 mF storage capacitor and
a SC-70-5 case voltage regulator (in the case that the voltage
regulator is not implemented on-chip); hence the volume is
expected to be less then 0.5 cm3.
As discussed in section II-C and experimentally verified in
this section, the proposed scheme lowers the required exci-
tation level by 50% and always chooses the connection type
outputting higher power. In real world implementations, the
ambient vibration amplitude is likely to vary with time and the
proposed circuit is able to detect the excitation level in order
to achieve high power efficiency in a wide range of excitation
amplitudes. Concerning the performance boost compared to
a full-bridge rectifier, the voltage drop of diodes used in the
listed publications (including this work) are different, making
any fair comparison difficult to carry out. For example, the
diodes used in [28] are with nearly zero voltage drop. If [28]
employs the same diodes as this paper, the performance boost
should have a higher value and may be even higher than the
performance achieved by the circuit in this paper. However, the
highlight of the proposed interface circuit is not to achieved a
highest possible output power; it aims to moderately increase
the performance compared to a full-bridge rectifier while
addressing the three drawbacks of SSHI and SECE circuits. A
sub-micro watt inductorless fully-integrated interface circuit
design allows for a significant decrease in the volume in
compact system designs. In addition, the proposed circuit
presents a different architecture and it dynamically configures
the connection of two PTs to achieve higher power efficiency
over a wide range of excitation amplitudes. Furthermore,
as it does not generate synchronized current pulses in the
piezoelectric materials, the proposed circuit is less subject
to the SSD effect even for highly coupled PTs. Therefore,
the mechanical vibration of the PTs will be less affected or
damped, which extends the range over which the rectifier
operates efficiently.
VI. CONCLUSION
An adaptive sub-micro watt design for a piezoelectric en-
ergy harvesting interface circuit is proposed in this paper. The
proposed circuit can be used to automatically connect two
piezoelectric transducers (with same frequencies, amplitudes
and phases) in parallel or in series according to the envi-
ronmental excitation level and the voltage across the storage
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TABLE II: Performance comparison with reported interface circuits
Publication Techniques Powerconsumption PT Vpp(open) CP Frequency Inductor?
Performance
boost to FB
JSSC2010 [16] Bias-flip 2 µW Mide V22B 2.4V 18nF 225Hz Yes 4×
TIEL2012 [26] SSHI N.A. T120-A4EPiezo 5.84V 33.47nF 30Hz Yes 2×
JSSC2012 [27] PSCE 5.8 µW Mide V22B 12.6V 19.5nF 174Hz Yes 1.23×
JSSC2014 [18] MS-SECE ≥ 1 µW Murata 40V 23nF 100Hz Yes N.A.
JSSC2014 [28] Energy-investing 0.63 µW Mide V22B 2.6V 15nF 143Hz Yes 3.6×
TPEL2015 [17] SSHI 20 µW Mide V22B 3.28V 18nF 225Hz Yes 4.5×
TPEL2016 [29] SECE 0.43 µW Q220-A4303YB 2V 52nF 60Hz Yes 3×
This work Connectionswitching 0.5 µW Mide V22W 2.5V 115nF 82Hz No 4.5×
capacitor. The theoretical output power of both parallel and
series models are calculated and compared in order to find the
condition to switch between the two connection types.
The proposed circuit facilitates transferring energy from
the piezoelectric material to the storage capacitor at lower
excitation amplitudes and it can maintain at high energy
conversion efficiency over a wide range of excitation levels.
This shows its strong suitability to real world vibration, where
the excitation amplitude varies unpredictably. As opposed to
other high-performance synchronized switch interface circuits,
such as SSHI or SECE, the proposed circuit does not introduce
current pulses to invert or extract charge from PTs. Hence,
the performance is less affected from synchronized switch
damping, especially when highly-coupled PTs are employed.
Furthermore, the inductorless design enables a fully CMOS
integrated implementation, which enables a reduction in over-
all system volume, especially for compact systems such as
MEMS energy harvesters.
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